

- ISA - contract between hardware & software
  - often designed w/ some modularity (e.g. cache)
  - ex. hardware, pipeline, microarch

- Microprogramming
  - good for EISC architecture (e.g. IBM)
  - split datapath from control
  - state machine, each from ROM (microcode)
  - in cache, use single bus for ROM
  - split instructions into steps
  - instruction CPI > 1
  - Reduce ROM size?
    - hierarchical address, logic & throughput
    - encode instructions, not ops -> 4 width
  - horizontal micro - writes multiple ops per
  - vertical micro - usually use datapath up processor
  - main operating - combine both
  - cache ROM instead by search ROM
  - writeable control ROM (CMOS)
  - use RAM at ROM
  - use ROM backup
  - today most instr hardware but some complex ones are microcode
  - 100 bit per bit (100ns) for microcode

- Pipelining
  - split datapath into stages
  - Fetch, Decode, Execute, Memory, Write Back
  - IF, ID, EX, MEM, WB
  - 3rd law of Process Performance
 
$$CPI = \frac{Instruction}{Program} = \frac{Cycles}{Instruction} \times \frac{Time}{Cycle}$$
  - execution time =  $\frac{Instruction}{CPI} \times \frac{Time}{Cycle}$
  - pipeline length, resources

- Hazards
  - structural - 2 units use same resource
  - data - read port write data write
  - control - read port write addr (ex. lock)
  - Branch structural hazard
    - Stallings
    - branch mispredict or wrong hardware
    - normal system error for race
  - data hazard
    - bypass - RAW, WAR, WAW
    - interlock - hold in reg. stall
    - bypass - send branch to branch predictor
    - speculate - guess next instr
    - flush on case (branch, mispredict, wrong, etc)
  - control hazard
    - bubbles, kill bit (1 and NOP)
  - branch delay slot
    - branch delay slot
    - not used anymore
    - branch mispredict
    - compare
    - use better branch prediction instead

- why CPI > 1?
  - bypass expansion
  - need 2 cycle latency
  - jump/branch bubbles

- Traps and Interrupts
  - trap - from hardware by exception or interrupt
  - exception - internal error
  - interrupt - external event
  - exception interrupt - all with bubble finish
  - use CPU before interrupt for read/write
  - state register for cause
  - ERET code to return
  - synchronous trap
    - exception on instruction, needs finished
    - needs to wait until finished instruction
    - register call trap if done, on PC
  - in software, hold until current stage (M)
  - asynchronizing trap
    - processor - run in op
    - recovery - can kill partial instruction before executing

- Cache coherence?
  - read-order write
  - dependent instructions, ex. loop-invariant
  - decoupling - separate control/program order from data order
  - ex. shared CPU pipeline

- True Pipelining
  - latency
  - hardware
  - occupancy - time used divided up (structural hazard)
  - multiple functional units, how long same?
  - stall shorter only, bypass to keep CPI same
  - Speculation - write multiple instructions
    - ex. use CPU, use microcode, do better in CPU pipeline

- Memory (cache)
  - [Data cache]
    - size of cache
    - ratio of hit/miss
    - 4-8 byte per chip
    - operation 2 cycle
    - cache miss 100ns
    - CAS - hardware on memory
    - prefetch
    - small miss-penalty
  - CPU - memory bottleneck
  - latency
    - branch mispredict
    - branch hit
    - occupancy
  - L1 cache
    - keep local instructions
    - to avoid - use nearby
    - to avoid - use nearby

- Demand-Driven Cache
  - each memory has its own local cache
  - ex. cache, not separate
  - split into 2 sets, can use any one
- Dirty write-back
  - no dirty, all local, can be full
  - replacement policy
  - random, LRU, FIFO, etc
- Is cache size larger?
  - Typical locality
  - 4 byte per
  - 1 word from DRAM - can be larger
  - 1 word from cache - smaller

- AMAT = hit time + miss rate \* miss penalty
  - for 2 stage cache = 2 cycles, 0.9 T200
- Cache Miss
  - Compilers - first ops
  - occupancy - how much happens and what's ahead
  - control - miss hit time, branch, (shortage of hit)
- Cache Policy
  - hit
  - write through - 2 cycles
  - write back - cache dirty, dirty, 0.5, 1.5, 2.5, 3.5, 4.5, 5.5, 6.5, 7.5, 8.5, 9.5, 10.5, 11.5, 12.5, 13.5, 14.5, 15.5, 16.5, 17.5, 18.5, 19.5, 20.5, 21.5, 22.5, 23.5, 24.5, 25.5, 26.5, 27.5, 28.5, 29.5, 30.5, 31.5, 32.5, 33.5, 34.5, 35.5, 36.5, 37.5, 38.5, 39.5, 40.5, 41.5, 42.5, 43.5, 44.5, 45.5, 46.5, 47.5, 48.5, 49.5, 50.5, 51.5, 52.5, 53.5, 54.5, 55.5, 56.5, 57.5, 58.5, 59.5, 60.5, 61.5, 62.5, 63.5, 64.5, 65.5, 66.5, 67.5, 68.5, 69.5, 70.5, 71.5, 72.5, 73.5, 74.5, 75.5, 76.5, 77.5, 78.5, 79.5, 80.5, 81.5, 82.5, 83.5, 84.5, 85.5, 86.5, 87.5, 88.5, 89.5, 90.5, 91.5, 92.5, 93.5, 94.5, 95.5, 96.5, 97.5, 98.5, 99.5, 100.5
  - miss
  - read - write-back, write-back, write-back
  - write - write-back, write-back, write-back

- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back
- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back

- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back
- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back

- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back
- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back

- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back
- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back

- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back
- Branch mispredict
  - branch mispredict
  - pipeline write - write-back, write-back
  - dirty - write-back, write-back, write-back

- Prefetching
  - which instructions?
  - cache
  - memory path
  - pipeline prefetch - equal load during
  - speculative execution
  - branch mispredict
  - occupancy = latency \* throughput
  - branch mispredict
  - ex. read hit, miss, write hit
  - pipeline type 1
  - degree of flow control other bits

- Prefetching
  - accuracy = useful / total prefetch
  - coverage = total / occupancy
  - hardware = structure of prefetch
  - instruction prefetching
    - ex. not in line, pipeline - longer
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
  - branch mispredict
  - ex. read hit, miss, write hit
  - pipeline type 1
  - degree of flow control other bits

- Prefetching
  - accuracy = useful / total prefetch
  - coverage = total / occupancy
  - hardware = structure of prefetch
  - instruction prefetching
    - ex. not in line, pipeline - longer
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
  - branch mispredict
  - ex. read hit, miss, write hit
  - pipeline type 1
  - degree of flow control other bits

- Prefetching
  - accuracy = useful / total prefetch
  - coverage = total / occupancy
  - hardware = structure of prefetch
  - instruction prefetching
    - ex. not in line, pipeline - longer
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
  - branch mispredict
  - ex. read hit, miss, write hit
  - pipeline type 1
  - degree of flow control other bits

- Prefetching
  - accuracy = useful / total prefetch
  - coverage = total / occupancy
  - hardware = structure of prefetch
  - instruction prefetching
    - ex. not in line, pipeline - longer
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
  - branch mispredict
  - ex. read hit, miss, write hit
  - pipeline type 1
  - degree of flow control other bits

- Prefetching
  - accuracy = useful / total prefetch
  - coverage = total / occupancy
  - hardware = structure of prefetch
  - instruction prefetching
    - ex. not in line, pipeline - longer
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
  - branch mispredict
  - ex. read hit, miss, write hit
  - pipeline type 1
  - degree of flow control other bits

- Prefetching
  - accuracy = useful / total prefetch
  - coverage = total / occupancy
  - hardware = structure of prefetch
  - instruction prefetching
    - ex. not in line, pipeline - longer
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
  - branch mispredict
  - ex. read hit, miss, write hit
  - pipeline type 1
  - degree of flow control other bits

- Prefetching
  - accuracy = useful / total prefetch
  - coverage = total / occupancy
  - hardware = structure of prefetch
  - instruction prefetching
    - ex. not in line, pipeline - longer
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
    - ex. branch-predict, branch-predict, branch-predict
  - branch mispredict
  - ex. read hit, miss, write hit
  - pipeline type 1
  - degree of flow control other bits